

11.62




Fig. 1

FIG. 2 is a block diagram of a computer system 100 in accordance with the present invention. The computer system 100 includes a CPU 24, ROM 30, RAM 28, I/O ADAPTER 34, DISK/TAPE DRIVE 33, COMMUNICATIONS ADAPTER 42, MAIN MEMORY 44, CONTROL PROGRAM 46, USER INTERFACE ADAPTER 36, DISPLAY ADAPTER 32, and a display 14. The CPU 24 is connected to the ROM 30, RAM 28, I/O ADAPTER 34, and the MAIN MEMORY 44. The I/O ADAPTER 34 is connected to the DISK/TAPE DRIVE 33 and the COMMUNICATIONS ADAPTER 42. The MAIN MEMORY 44 contains the CONTROL PROGRAM 46. The USER INTERFACE ADAPTER 36 is connected to the CPU 24 and the MAIN MEMORY 44. The USER INTERFACE ADAPTER 36 is also connected to a keyboard 20, a mouse 40, and a speaker 38. The DISPLAY ADAPTER 32 is connected to the CPU 24 and the MAIN MEMORY 44. The DISPLAY ADAPTER 32 is connected to the display 14.




Fig. 2

3162




Fig. 3A

FIG. 3B is a block diagram of a system architecture 310, which is a computer system 312, including a top-level component 314. The system 312 includes a first processing unit 321a and a second processing unit 321b. Each processing unit 321a, 321b includes a first sub-unit 325a, 325b and a second sub-unit 326a, 326b. The first sub-unit 325a, 325b includes a first component 327a, 327b. The second sub-unit 326a, 326b includes a second component 327a, 327b. The system 312 also includes a third processing unit 322, which is a floating-point unit (FPU) 322.




Fig. 3B

5162




Fig. 3C

6/62




Fig. 3D

71.62





Fig. 4A



9/62

ENTITY FXUCHK IS

```

PORT(  S_IN      :  IN std_ulogic;
       Q_IN      :  IN std_ulogic;
       R_IN      :  IN std_ulogic;
       clock      :  IN std_ulogic;
       fails      :  OUT std_ulogic_vector(0 to 1);
       counts     :  OUT std_ulogic_vector(0 to 2);
       harvests   :  OUT std_ulogic_vector(0 to 1);
);

```

4 5 0

4 5 2 { --!! BEGIN
--!! Design Entity: FXU;

4 5 3 { --!! Inputs
--!! S_IN => B.C.S;
--!! Q_IN => A.Q;
--!! R_IN => R;
--!! CLOCK => clock;
--!! End Inputs

4 5 4 { --!! Fail Outputs;
--!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
--!! End Fail Outputs;

4 5 1

4 5 5 { --!! Count Outputs;
--!! 0 : <event0> clock;
--!! 1 : <event1> clock;
--!! 2 : <event2> clock;
--!! End Count Outputs;

4 5 6 { --!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;

4 5 7 { --!! End;

4 4 0

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

4 5 8

Fig. 4C

10/62




Fig. 4D

11/62





Fig. 4E






Fig. 5B




Fig. 6A

15/62




Fig. 6B




Fig. 7

17/62




Fig. 8A
Prior Art

18/62

entity FSM : FSM

850




Fig. 8B
Prior Art

19/62

ENTITY FSM IS

PORT(
 ports for entity fsm....
);

ARCHITECTURE FSM OF FSM IS

BEGIN

 ... HDL code for FSM and rest of the entity ...

 fsm_state(0 to 2) <= ... Signal 801 ...

853	{	--!! Embedded FSM : examplefsm;	}	852	}	860
859	{	--!! clock : (fsm_clock);				
854	{	--!! state_vector : (fsm_state(0 to 2));				
855	{	--!! states : (S0, S1, S2, S3, S4);				
856	{	--!! state_encoding : ('000', '001', '010', '011', '100');				
857	{	--!! arcs : (S0 => S0, S0 => S1, S0 => S2,				
	{	--!! (S1 => S2, S1 => S3, S2 => S2,				
	{	--!! (S2 => S3, S3 => S4, S4 => S0);				
858	{	--!! End FSM;				

END;

Fig. 8C

20/62

_entity FSM : FSM

850





Fig. 9

Fig. 10A






Fig. 10B





Fig. 10C



Fig. 10D

Fig. 11A



--!! Inputs
 --!! event_1108_in <= C.[B2.count.event_1108];
 --!! event_1124_in <= A.B.[B1.count.event_1124];
 --!! End Inputs

1163 } 1165
 1164 } 1166
 1161
 1162

Fig. 11B

--!! Inputs
 --!! event_1108_in <= C.[count.event_1108];
 --!! event_1124_in <= B.[count.event_1124];
 --!! End Inputs

1171
 1172

Fig. 11C




Fig. 12A

```

ENTITY X IS
    PORT(
        :
        :
        :
    );

ARCHITECTURE example of X IS
BEGIN
    .
    .
    .
    .
    ... HDL code for X ...
    .
    .
    .

1 2 2 1 { Y:Y
        PORT MAP(
            :
            :
            );

1 2 2 2 { A <= ....
        B <= ....
        C <= ....

1 2 2 3 { --!! [count, countname0, clock] <= Y.P;
        --!! Q <= Y. [B1.count.count1] AND A;
        --!! [fail, failname0, "fail msg"] <= Q XOR B;
        --!! [harvest, harvestname0, "harvest msg"] <= B AND C;
        END;

```

1220

1230

1232

1234

1236

Fig. 12B

271.62




Fig. 13A

FOO:FOO

1300





Fig. 13B



29/62

```

ENTITY OVR IS
    PORT(  R_IN      :  IN std_ulogic_vector(0 .. 4);
          .
          .
          ... other ports as required ...
          .
          .
          R_OV      :  OUT std_ulogic_vector(0 .. 4);
          RT        :  OUT std_ulogic
    );

    --! BEGIN
    --! Design Entity: FOO;

    --! Inputs (0 to 4)
    --! R_IN => {R(0 .. 4)};
    --! :
    --! ... other ports as needed ...
    --! :
    --! End Inputs

    --! Outputs
    --! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
    --! End Outputs

    --! End

ARCHITECTURE example of OVR IS

BEGIN

    ... HDL code for entity body section ...

END;

```

Handwritten annotations and brackets:

- 1364: A bracket grouping the first two ports (R_IN and the first unnamed port).
- 1362: A bracket grouping the two output ports (R_OV and RT).
- 1363: A bracket grouping the two output ports (R_OV and RT).
- 1360: A bracket grouping the input port R_IN.
- 1361: A bracket grouping the output port R_OV.
- 1356: A bracket grouping the output port R_OV.
- 1351: A bracket grouping the input and output sections.
- 1340: A large bracket grouping the entire entity definition.
- 1358: A bracket grouping the architecture body section.

Fig. 13C

ENTITY FOO IS

PORT(:
:
:
);

ARCHITECTURE example of FOO IS

BEGIN

.
.
.
.
.
R <=
.
.
.
.

1380 {
 -!! R_IN <= {R};
 -!!
 -!! R_OV(0 to 4) <=;
 -!! RT <=;
 -!! [override, R_OVRRIDE, R(0 .. 4), RT] <= R_OV(0 to 4);
 }

1381
 1382
 1383
 1384

Fig. 13D





Fig. 14A

Fig. 14B




```

ENTITY DET IS
    PORT(
        A      : IN std_ulogic;
        B      : IN std_ulogic_vector(0 to 5);
        C      : IN std_ulogic;
        D      : IN std_ulogic;
        event_x : OUT std_ulogic_vector(0 to 2);
        x_here  : OUT std_ulogic;
    );

    --!! BEGIN
    --!! Design Entity: LM;

    --!! Inputs
    --!! A  => A;
    --!! B  => P.Q.B;
    --!! C  => P.C;
    --!! D  => D;
    --!! End Inputs

    --!! Detections
    --!! <event_x>:event_x(0 to 2) [x_here];
    --!! End Detections

    --!! End;

    ARCHITECTURE example of DET IS
    BEGIN
        ... HDL code ...

    END;

```

1491 {

1493 {

1495 {

1494 {

1480 {

1492 {

Fig. 14C




FIG. 15

1601




FIG. 16B




FIG. 16C




FIG. 16D

FIG. 17A is a block diagram of a simulation client 1701 and an instruction server 1699. The simulation client 1701 includes a memory 1735, a simulator 1740, and a model 1700. The memory 1735 is connected to the simulator 1740. The simulator 1740 includes an API entry 1740. The model 1700 includes a plurality of data structures DS₁, DS₂, ..., DS_n. The API entry 1740 is connected to each of the data structures DS₁, DS₂, ..., DS_n. The instruction server 1699 is connected to the simulation client 1701 via a network interface 1720. The instruction server 1699 sends data to the simulation client 1701 via the network interface 1720. The simulation client 1701 sends data to the instruction server 1699 via the network interface 1720.





FIG. 17A

1750**FIG. 17B**




FIG. 17C




FIG. 18A




FIG. 18B




FIG. 19A

44/62




FIG. 19B

FIG. 20A is a block diagram of a simulation client 1701 and an instructor server 1699.

1701




FIG. 20A




FIG. 20B




FIG. 20C




FIG. 20D





FIG. 20E

49/62




FIG. 20

50/62




FIG. 206





FIG. 206

51/62

(counter query)
2053



FTG. 20H

52/62

** TOTAL PAGE.09 **




FIG. 20I

53/62





FIG. 21A






FIG. 21C





FIG. 21D

57/62



58/62




FIG. 222

59/62

2280





FIG. 22C

$\frac{d}{dt} \left(\frac{\partial L}{\partial \dot{x}} \right) = \frac{\partial L}{\partial x}$



61/62




FIG. 23B




FIG. 232